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ABSTRACT
Yang, Tian M.S.E.C.E, Purdue University, December, 2007. Capacitance-voltage
studies of atomic-layer-deposited MOS structrures on Gallium Arsenide and other
III-V compound semiconductors . Major Professor: Peide Ye.
Si-based CMOS devices with traditional structure are approaching the fundamen-
tal physical limits. New device structures and materials must be explored to continue
the trend of increasing electronic device speed and decreasing size at the same time.
Recently, III-V compound semiconductors are considered as novel channel materi-
als to replace Si due to their high electron mobilities. However, the main obstacle
to implement III-V as novel channel materials for CMOS application is the lack of
high-quality, thermodynamically stable insulators. Thus, systematic studies were car-
ried out on atomic-layer-deposited (ALD) high-k dielectrics on GaAs and other III-V
semiconductors. The experiment results show that interface quality strongly depends
on surface pre-treatments, oxide materials and formation, post deposition annealing
conditions, and also substrate semiconductors. A systematic interface study was also
performed on ALD hafnium-aluminium-oxide laminate gate dielectric on GaAs. The
results show that the hafnium-aluminium-oxide laminate structure gate dielectric im-
proves the GaAs MOS characteristics such as dielectric constant, breakdown voltage
and frequency dispersion. Due to small electron effective mass of GaAs, quantum
capacitance effect is detrimental to the device performance. Indium tin oxide (ITO)
gate was used to study quantum capacitance effect on GaAs. By using this trans-
parent gate, strong inversion C-V is observed on GaAs MOS devices with ultra-thin
dielectric layer. Capacitance value lowering was experimentally observed at electron
accumulation.
11. INTRODUCTION
Scaling is a trend that has been continued for more than 3 decades in the semi-
conductor industry. It is believed that device scaling will continue in accordance with
Moore’s Law [1] until the year 2016 using silicon-based technology. After that time,
Si-based devices with traditional structure are approaching the fundamental physical
limits. Researchers are looking for ways to continue the trend of scaling by using
alternative materials and structures that could outer perform Si-based CMOS. III-V
compound semiconductor is one of the most promising candidates for an alterna-
tive channel material, due to its high electron mobility and high saturation velocity.
Recently, many research groups are working on high-κ/III-V integration.
1.1 MOSFET scaling
The modern Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) was
successfully demonstrated in the 1960’s, when the silicon technology was mature
enough to realize MOS gate stacks based on the thermal SiO2-Si framework. Large-
scaled commercialization of MOS technology took place from then on. In 1963, the
complementary MOSFET (CMOS) was proposed [2]. It soon emerged as the work-
horse in the semiconductor industry due to its low power consumption and high
packing density. It still prevails as the technology of choice for today’s ultra-large-
scale-integration(ULSI) applications.
For the goals of reducing gate delay, increasing operating frequency, increasing
transistor density and reducing power dissipation, the modern MOSFETs has been
continuously downsized based on a set of guidelines established over the past four
decades. The basic scaling parameters include channel length L, power supply voltage
Vdd , threshold voltage Vth , and gate oxide thickness tox . According to Moore’s law [1],
2for every three years, the device dimension is reduced by approximately 1/
√
2, the chip
size is increased by about 1.5 times, and the number of transistors in a chip is increased
by a factor of four. By reducing the device dimensions, in particular the transistor gate
length, the amount of current supplied by a transistor is increased. Higher current
allows the circuits to switch more quickly, leading to faster computations. In addition,
the reduction in transistor size also allows more transistors to be integrated on a single
chip. Consequently the complexity and functionality of ICs can be increased while
keeping the cost of the circuit fabrication low. This in turn constantly expands the
realm of possible applications of semiconductor products.
On the other hand, this acceleration simultaneously requires the industrial and
academic communities to intensify research into an increasingly difficult manufac-
turing domain well below the 90-nm node for high performance, operating power,
and low standby power application [3]. For digital applications, scaling challenges
include controlling leakage currents and short-channel effects, increasing drain sat-
uration current while reducing the power supply voltage, and maintaining control
of device parameters (e.g., threshold voltage and leakage current). One possible di-
rection to meet these challenges is to use new materials other than the traditional
Si-SiO2 system.
1.2 High-κ dielectric
With the reduction in gate length, gate is losing its control over the channel
due to a channel control race from the drain side. To keep the pace with drive
current demands and the better gate control over channel, the gate dielectric thickness
must also be scaled down in accordance with the gate length. As can be seen from
Figure 1.1 [4], gate dielectric thickness continues to shrink aggressively to offer higher
drive current and gate capacitance required by scaled MOSFETs. As the thickness
scales below 2 nm, leakage currents due to tunneling increase drastically, leading to
unwieldy power consumption and reduced device reliability. It is estimated that
3Fig. 1.1. Jg and EOT for High Performance MOSFETs [4]
almost half of a chip’s power consumption is due to current leakage through this thin
dielectric. Replacing the silicon dioxide gate dielectric with a high-κ material allows
increased gate capacitance without the concomitant leakage effects [5].
In January 2007, Intel and IBM announced almost at the same time that the
hafnium-based high-κ gate dielectrics and metal gate electrodes would be put into
production for their 45 nm generation, which means the high-κ gate dielectrics is no
longer a research topic in laboratory but rather a real mass-production technology.
In light of the implementation of high-κ, which is described as the “biggest change
to computer chips in 40 years”, materials other than Si-SiO2 with superior properties
become promising to be integrated into the modern CMOS technology.
41.3 Motivation and challenges of implementing III-V materials in Si CMOS
platform
Transistor drive current can be increased by enhancing the average velocity of
carriers in the channel, while III-V compound semiconductors usually have higher
electron mobility and saturation velocities than those in silicon, as listed in Table 1.1.
The high electron mobility and velocity may allow a logic device operate much faster
but at lower power than modern silicon devices. This is the most important reason
that we want to implement III-V materials as the channel of MOS transistors.
Table 1.1
Mobility and bandgap of important semiconductors
Si Ge GaAs InP In0.53Ga0.47As InAs InSb
µe (cm
2/V · s) 1500 3,900 8,500 5,400 8,000 20,000 77,000
µh (cm
2/V · s) 450 1,900 400 200 300 500 800
Eg (eV) 1.1 0.66 1.42 1.35 0.72 0.36 0.18
However, unlike SiO2 on Si, III-V materials do not have such a native oxide that
has high quality, thermodynamically stable properties that can match the device crite-
ria as SiO2 on Si, e.g., a mid-band gap interface trap density (Dit) of ∼1010 /cm2 · eV.
Poor dielectric quality leads to frequency dispersion, hysteresis, flat band shift, and
unfavorable low dielectric constant. All these problems have to be solved before III-V
devices can be implemented into VLSI application.
All kinds of techniques are currently being used to fabricate or deposit the insu-
lator for III-V devices to obtain a good dielectric-substrate interfacial layer as well
as high-κ and high quality dielectric layer. These include molecular beam epitaxy
(MBE) and atomic layer deposition (ALD). Compared with the in -situ MBE pro-
cess, ALD is a robust ex -situ process, with superb thickness control and uniformity,
5and is the main method to deposit high-κ dielectric layer on III-V material in this
work.
1.4 History and current status of III-V MOS research
The first GaAs MOSFET work was reported by Becke and White by the Radio
Corporation of America in 1965 [6]. Although deposited SiO2 is used as the gate
dielectric with large amount of interface traps, the devices were operated successfully
showing feasibility of this approach. However, it was quickly realized that SiO2 is not
the right gate dielectric for GaAs, which ignites enormous research effort in the fol-
lowing decades searching for a low-defect, thermal-dynamically stable gate dielectric
for GaAs.
A variety of dielectrics and techniques have been investigated during the last four
decades. On one hand, native oxides on GaAs as dielectrics were studied. Some rep-
resentative approaches include thermal oxidation [7], wet chemical anodization [8],
dc and RF plasma oxidation [9] [10] [11], laser-assisted oxidation [12], vacuum ultra-
violet photochemical oxidation [13] and photo-wash oxidation [14]. However, none
of these is optimistic as a feasible approach leading to a commercial GaAs MOS-
FET technology. On the other hand, deposited oxides were also intensively studied.
Except for the conventional physical vapor deposition (PVD) and chemical vapor
deposition (CVD) [15], molecular beam epitaxy (MBE) approach was also used to
form insulating films, such as high resistive AlGaAs [16] or low-temperature grown
GaAs [17] on GaAs. However, relatively high gate leakage current limits the wide ap-
plication of these approaches. To improve the barrier heights at these heterojunction
interface, thermal oxidation of AlAs epi-layers grown on GaAs using MBE was also
investigated [18].
In 1987, researchers at Bell Labs discovered that a class of sulfides (Li2S, (NH4)2S,
Na2S·9H2O, etc.) are able to passivate GaAs surface and provide excellent electronic
properties to GaAs surfaces [19] [20]. The work generated new interests in GaAs
6MOSFETs using sulfur passivation before dielectric deposition. Hundreds of papers
were published related with GaAs sulfur passivation. However, sulfur passivation
didn’t become a technology since sulfur is not a stable material with very low thermal
budget. Other works on effective passivation of GaAs including hydrogen or nitrogen
plasma [21] and Si interfacial control layer (ICL) [22] [23] [24] were also reported in
90s.
In 1995, Passlack and M. Hong at Bell Labs reported that in-situ deposition of
Ga2O3(Gd2O3) dielectric film on GaAs surface by electron beam evaporation from
single-crystal Ga5Gd3O12 produced MOS structures on GaAs with a low Dit [25]
[26] [27]. Since the experiment is realized in an ultra-high-vacuum (UHV) connected
multi-chamber MBE system, it is called as MBE grown Ga2O3(Gd2O3) most of time.
A serial of device works were carried out after this breakthrough in material science,
including GaAs depletion-mode (D-mode) and enhancement (E-mode) MOSFETs [28]
[29], InGaAs enhancement-mode MOSFETs [30], GaAs complementary MOSFETs
[31] and GaAs power MOSFETs [32]. In 2003, Passlack et al. at Motorola/Freescale
started to report a serial of works by modifying the previous Ga2O3(Gd2O3) dielec-
tric process and using Ga2O3 template in GdxGa0.4−xO0.6/Ga2O3 dielectric stacks on
GaAs [33]. An implant-free enhancement-mode device concept was introduced and
good device performance was demonstrated in 2006 to eliminate the difficulty to re-
alize the inversion-operation due to the relative low thermal budget of III-V and gate
dielectric stacks [34].
At the end of 2001, Ye and Wilk at Bell Labs/Agere Systems, started to work
on atomic layer deposited (ALD) high-κ Al2O3 and HfO2 on GaAs and other III-V
materials. A serial of D-mode MOSFETs on GaAs, InGaAs and GaN using ALD
Al2O3 as gate dielectrics were demonstrated [35] [36] [37] [38] [39]. Later on, detailed
interface studies were carried out to demonstrate the unpinning of Fermi-level in
III-V semiconductors using ALD high-κ dielectrics [40] [41] [42]. Recently, high-
performance inversion-mode III-V MOSFETs were demonstrated with unprecedented
drain current as high as 1.1A/mm [43] [44]. This is the first surface channel device in
7III-V with drain current beyond 500mA/mm. Indium-rich InGaAs is identified as the
potential channel material for future 22 nm technology node or beyond. Currently,
many research groups are working on ALD III-V MOSFETs [45] [46] [47] [48].
1.5 Outline
Chapter 1 has been a brief overview of the reasons for considering III-V mate-
rials as the channel material for logic digital MOS devices. The history and crrent
status of III-V MOS research have also been presented. In Chapter 2, atomic layer
deposition (ALD) on high-κ materials is going to be introduced, including issues with
ALD high-κ on III-V materials, such as surface pre-treatment and post deposition
annealing (PDA). Studies on leakage current and breakdown electric field of ALD
high-κ on GaAs will be discussed in Chapter 3. Chapter 4 will present a general
C-V characterization of ALD high-κ/III-V MOS devices. This includes MOS devices
on some narrow band gap III-V materials, i.e. InGaAs and InSb. Chapter 5 is a
systematic interface study on ALD deposited HfO2/Al2O3 nano-laminate structure
MOS devices on GaAs. After that, quantum capacitance study using indium tin oxide
(ITO) gate MOS device will be presented in Chapter 6. Finally, Chapter 7 will give
the conclusion of this work.
82. ATOMIC LAYER DEPOSITED HIGH-κ DIELECTRICS
ON III-V MATERIALS
Atomic Layer Deposition (ALD) is a self-limiting, sequential surface chemistry
that deposits conformal thin-films of materials onto substrates of varying composi-
tions. It has unique advantages over other thin film deposition techniques, as ALD
grown films are conformal, pin-hole free, and chemically bonded to the substrate,
which is helpful to realize low interfacial trap density on III-V MOS devices. This
chapter will briefly introduce the high-κ ALD process on III-V materials.
2.1 Introduction to ALD process
2.1.1 Two surface reactions
ALD is a thin film growth technique that relies on two sequential, self-limiting sur-
face reactions between gas-phase precursor molecules and a solid surface as illustrated
in Figure 2.1 [49].
Fig. 2.1. A schematic drawing of the “AB” reaction sequence during
atomic layer deposition.
9The surface is first exposed to reactant “A”, which reacts with initial surface sites.
After the excess products from reaction “A” are purged, the surface is exposed to re-
actant “B”. This reaction regenerates the initial functional groups and prepares the
surface for the next exposure to reactant “A”. The film is grown to the desired thick-
ness by repeating this “AB” sequence. As the reactions are self-limiting, ALD does
not require line-of-sight for deposition. High surface area to volume ratio structures
and complex geometries can be conformably coated. Atomic force microscopy (AFM)
inspection of Al2O3 ALD films deposited on planar surfaces reveals pinhole-free coat-
ings with nearly the same surface roughness as the underlying substrate. Smooth,
dense films result when the two reactions are allowed to go to completion. A variety
of substances, including oxides, nitrides, and metals, are able to be deposited by ALD
techniques
ALD has many important benefits over other more standard thin film deposition
techniques such as chemical vapor deposition (CVD). During CVD, the surface is
exposed to both reactants at the same time. This allows for gas-phase reactions,
which can cause particle formation and poorly controlled growth. During ALD, only
one reactant is present at a time so that only surface reactions occur. This insures
smooth conformal films with atomic level control over growth. Additionally, ALD can
be performed at temperatures well below typical CVD temperatures, thus allowing
the coating of relatively fragile materials, such as polymers, without damage.
2.1.2 ALD Al2O3
Al2O3 ALD films are deposited using alternating exposures of tri-methyl aluminum
(Al(CH3)3, or TMA) and water. The chemistry of Al2O3 ALD occurs via the following
equations where the asterisk represents surface species:
AlOH∗ + Al(CH3)3 → AlOAl(CH3)∗3 + CH4 (2.1)
AlCH∗3 +H2O → AlOH∗ + CH4 (2.2)
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Figure 2.2 illustrates the Al2O3 deposition using ALD technique. First, an ex-
cess of TMA pulse is supplied to a hydroxyl terminated surface. TMA reacts with
hydroxyl, forms a self-limited atomic layer of AlOAl(CH3)3. Then, water pulse is
provided. The CH3 terminated surface then reacts with H2O, becoming OH and gas-
phase CH4. CH4 flows away, leaving an atomic layer of Al2O3 and OH terminated
surface, which is ready for another cycle of TMA and so on.
Fig. 2.2. An illustration of ALD Al2O3 using TMA and water as precursors [50].
Al2O3 films grown by ALD techniques are insulating, amorphous and smooth [51].
Furthermore, the Al2O3 ALD surface chemistry is very favorable to growth on a
wide variety of substrates including oxides, nitrides, metals, semiconductors [52], and
polymeric surfaces [53]. This allows for devices of almost any material to be coated
with ALD films. Al2O3 ALD can be used for a variety of applications.
2.1.3 Other ALD high-κ materials
Other high-κ materials like HfO2, ZrO2 and TiO2 can also be deposited with ALD
process. The reaction equations are listed below:
HfO2 : HfCl4 + 2H2O → HfO2 + 4HCl (2.3)
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ZrO2 : ZrCl4 + 2H2O → ZrO2 + 4HCl (2.4)
T iO2 : T iCl4 + 2H2O → T iO2 + 4HCl (2.5)
The desirable properties for high κ dielectrics are: (i) higher κ value; (ii) large
bandgap and large conduction band offset; (iii) thermally stable during the thermal
budget for the rest of fabrication process; (iv) good interface quality (low Qf , low
Dit); (v) process compatibility; (vi) low diffusivity for oxygen, boron, and other con-
taminators; (vii) good reliability [54]. Although TiO2 has a very high κ value (∼
80), its bandgap is only about 3 eV, which is too small to perform as a barrier for
tunneling leakage current.
Fig. 2.3. Calculated band offsets of dielectrics on GaAs [55].
Figure 2.3 shows the calculated band offsets of different dielectrics on GaAs. For
use as a gate dielectric in MOSFETs, the dielectric material should have a conduction
band offset and a valence band offset of over 1 eV to act as a barrier for both electrons
and holes [56]. According to Figure 2.3, Al2O3 has the best band offsets among all of
the listed high-κ materials. Other oxides like HfO2, ZrO2, Gd2O3, LaO3, etc., are in
principle, also suitable for use as gate dielectric on GaAs.
In general, Al2O3 has large bandgap, excellent thermal stability, and excellent dif-
fusion blocking to oxygen, but it has a relatively low dielectric constant and negative
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Qf , which makes Vth control difficult. HfO2 has a higher κ value (∼ 25) and accept-
able conduction band offset, but it has a relatively low crystallization temperature
(500 ∼ 600 ◦C) and high oxygen diffusivity, which leads to difficult interfacial layer
control. ZrO2 has similar properties to HfO2, but it has a even lower crystallization
temperature (∼ 300 ◦C), which make it become less interested.
2.1.4 Issues with ALD on III-V semiconductor materials
Unpinned III-V surface Fermi level with low interface trap density (Dit) is the key
to implement high performance III-V MOSFETs with commercial values. Atomic-
layer-deposited (ALD) high-κ dielectrics on III-V are of particular interest. However,
the high-κ/III-V interface is still critical since the presence and nature of a “native
oxide” interfacial layer (containing e.g. Ga2O3, As2O5 on GaAs, etc.) may impact the
electrical quality of the stack and pose limits to capacitance scaling. Interfacial layer
thickness after Al2O3 and HfO2 deposition strongly depends on surface preparation.
Experiments showed that thermal treatments also play a significant role on interfacial
layer thickness and its composition. These effects will be discussed in detail in the
following sections.
2.2 Surface pre-treatment
Surface passivation is an important step before dielectric deposition. A well pas-
sivated surface always tends to achieve a lower interface trap density (Dit) level.
2.2.1 Experiment on different surface pre-treatments
The starting material was two inch p -type or n+-type GaAs substrates with (001)
crystal orientation purchased from AXT, Inc.. Before surface treatment, all wafers
underwent a standard degrease process using acetone, methanol and iso-propanol.
The surface after degrease process is called “As” surface in the following discussion.
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Four different surface pre-treatments were then employed on the degreased sur-
faces respectively: (1) The NH4OH treatment: carried out by soaking the samples in
NH4OH (29%) solution for 3 minutes to remove native oxide and rinsing in flowing
de-ionized (DI) water followed by gently drying the surface using an N2 blow-gun.
The NH4OH etching step removes arsenic and gallium oxides from the surface and
the surface becomes covered by elemental arsenic and a tiny amount of gallium sub-
oxide [57]. The subsequent ALD process results in the disappearance of elemental
arsenic and a self-cleaning of the GaAs surface [58] [59]. (2) The (NH4)2S treatment:
done by dipping the sample in a HCl : H2O=1 : 1 solution for 1 minute to remove
the native oxide, rinsing in flowing DI water, soaking the sample in (NH4)2S for 10
minutes at room temperature and drying using an N2 gun. (3) The HF treatment:
done by dipping the sample in diluted 1% HF solution for 1 minute, cleaning with DI
water followed by N2 dry. (4) The HCl treatment: performed by dipping the sample
in a HCl : H2O=1 : 1 solution for 1 minute, followed by a DI water clean and an N2
dry. Samples that only underwent a degrease cleaning (“As” surface), were expected
to have 1-2 nm native oxide of GaAs, and were used as control samples.
After above surface pre-treatments, the samples were immediately loaded into an
ASM F-120 ALD system. It took about one hour to ramp up from room temperature
to the growth temperature of 300 ◦C at a base pressure of 2-3Torr in N2. ALD Al2O3
films of 5 nm and 10 nm were deposited by using alternating pulses of tri-methyl
aluminum (TMA) and water (H2O) precursors. For GaAs substrate, the optimized
pulse length and N2 purge time were 0.8 sec and 1.0 sec respectively for TMA, and both
1.0 sec for H2O. For HfO2 ALD growth, hafnium chloride (HfCl4) and H2O were used
as the Hf source and oxidant, respectively. The optimized pulse length and N2 purge
time on GaAs substrate were 1.4 sec and 2.0 sec respectively for HfCl4, and 1.0 sec
and 2.0 sec respectively for H2O. HfO2 films with thickness of 10 nm and 20 nm were
grown on “As” surface and NH4OH treated GaAs substrates at 300
◦C. The samples
underwent post deposition annealing (PDA) for 10∼30 seconds at 600∼800 ◦C by
rapid thermal annealing (RTA) in an N2 ambient.
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2.2.2 Hydrophilic or Hydrophobic
(a) hydrophobic
(b) hydrophilic
Fig. 2.4. Pictures taken from the contact angle experiments. (a)
hydrophobic GaAs surface; (b) hydrophilic GaAs surface.
As has been introduced in previous sections, both ALD Al2O3 and ALD HfO2 use
H2O as the precursor for oxidant. For H2O-based ALD processes, the OH functional
groups or oxide layer on the surface is necessary for high-quality film growth. It is
widely reported that ALD oxide (such as HfO2 or Al2O3) grown on OH-terminated
(hydrophilic) or oxide surfaces needs no incubation time and achieves smooth lateral
2D growth, but in hydrogen-terminated (H-terminated; hydrophobic) surfaces, the
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termination leads to retardation nucleation as well as a rough 3D growth surface
which results in high leakage current [60] [61].
Hydrophilic properties were studied by contact angle experiments as shown in Fig-
ure 2.4. Normally, hydrophilic surface shows small contact angle, while hydrophobic
surface shows large contact angle. For different treatment, the results show different






















Fig. 2.5. Contact angle on III-V substrates with different surface pre-treatments.
From the result, one can see that the “As” or HCl treated surfaces show large
contact angle, which implies hydrophobic property, while the ammonia treated sample
shows smallest contact angle, which corresponds to the best hydrophilic property and
provides the most favorable surface condition among these four samples for ALD
process. Sulfur treatment also shows good hydrophilic property.
Results also show slight difference between n+- and p -type GaAs samples. Gen-
erally, p -type III-V substrate shows smaller contact angle than n+-type ones, which
also can be observed in Figure 2.4, implying better interface condition for ALD de-
position. This is consistent with the C-V result observed on III-V substrates with
different dopant type that p -type substrate usually shows smaller frequency disper-
sion and less interface trap density than n -type substrate.
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2.2.3 TEM result on ALD Al2O3/GaAs interface
Fig. 2.6. TEM images on GaAs interface before and after ALD Al2O3
growth. (in courtesy of Prof. Dave Muller, Cornell University)
Transmission electron microscopy (TEM) graphics were taken at the cross section
of GaAs interface as shown in Figure 2.6. The TEM graphic clearly shows a 2 nm
native oxide before ALD growth, while after ALD Al2O3 growth, the native oxide is
not visible any more. 2 nm native oxide was consumed during ALD Al2O3 process.
Normally, native oxide can not be desorbed at 300◦C, which is the ALD growth tem-
perature. Therefore, the disappearence of visible native oxide is due to the reactions
during the ALD process. The graphic also shows amorphous property of ALD Al2O3.
2.2.4 AFM result on ALD surface
To investigate the ALD Al2O3 growth on GaAs surfaces with different pre-treatment,
atomic force microscopy (AFM) was employed to study the surface morphology. Fig-
ure 2.7 shows AFM images of a bare GaAs substrate and 5 nm ALD Al2O3 grown on
surfaces with different pre-treatment.
As shown in Figure 2.7, the NH4OH treated surface exhibits a low RMS roughness
of 0.23 nm. The “As” surface (with native oxide) and (NH4)2S treated surfaces also
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Fig. 2.7. AFM images on surface morphology of the GaAs substrate
and 5 nm ALD Al2O3 films with four different surface pre-treatments.
The area of each single AFM image is 1×1 µm. (After Xuan etal. [42].)
reveal low RMS roughness between 0.22-0.24 nm. However, the HF treated surface
shows the largest RMS roughness of 0.36 nm with many islands in size between 30-
50 nm on the film surface indicating a rough 3D growth. It has been reported that
acid treated (HCl or HF) surfaces are hydrophobic, while alkaline (KOH or NH4OH)
treated surfaces are hydrophilic [62] [63]. The hydrophilicity can be attributed to the
OH groups on the GaAs surface while the hydrophobic surface is due to a lack of the
functional groups such as OH or oxide. For ALD dielectrics on GaAs, it is necessary
to avoid the hydrophobic surface or pre-treating the surface in HF or HCl acid before
the ALD process.
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2.3 Post Deposition Annealing
Post deposition annealing (PDA) is commonly used to improve the deposited oxide
quality as well as to fix the dangling band and/or traps at the semiconductor-oxide
interface. This rapid thermal treatment plays an important role on interfacial layer
thickness and its composition.
Fig. 2.8. X-ray photoelectron spectroscopy (XPS) data in the As 3d
region from 40 A˚ Al2O3 deposited onto Ga(As)O/GaAs(100) before
(top) and after (center) vacuum anneal to 600 ◦C and difference spec-
trum (bottom). Inset: MEIS spectra in the oxygen region before and
after vacuum anneal to 680 ◦C (reproduced from [58]).
For ALD Al2O3 on GaAs, the interfacial layer remains Ga-rich during ALD growth,
with arsenic oxides still presented in the case of Al2O3 on Ga(As)O/GaAs (XPS
data in Figure 2.8). During vacuum annealing at 600-680 ◦C, the arsenic oxides
decompose, and most oxygen is removed from the interfacial layer, as evidenced by
medium energy ion scattering (MEIS, Figure 2.8, inset). This thermal behavior may
be rationalized by recalling the results of oxidized GaAs surfaces (without a high-κ
layer) in inert ambiences. At 300-460 ◦C mixed gallium/arsenic oxides are converted
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into pure gallium oxide with arsenic precipitates from its oxides according to the
reaction:
As2O3 + 2GaAs→ Ga2O3 + 4As (2.6)
with partial arsenic desorption in the form of As2 and As4. At about 475
◦C, Ga2O
presented in the film desorbs; and at 580-630 ◦C, the remaining Ga2O3 is volatilized
according to:
Ga2O3 + 4GaAs→ 3Ga2O ↑ +4As ↑ (2.7)
At similar temperatures, arsenic desorbs from the GaAs substrate. Assuming anal-
ogous reaction happens when GaAs substrate is capped with ALD high-κ layers,
including facile out-diffusion of volatile species, annealing at a temperature about
600 ◦C would thus results in (a) a Ga2O3-like interfacial layer which, upon continuous
heating, may be partially or completely removed, and (b) an excessive interfacial Ga
composition. Findings of arsenic oxide decomposition and oxygen loss are consistent
with this reaction scheme.
TEM and electrical data indicate that no additional interfacial oxide grows when
O2 ambient is employed during the∼ 600 ◦C annealing in the electrical studies. There-
fore, the primary difference between oxidizing and reducing anneals can be due to the
oxidation and desorption of excessive interfacial Ga. In addition, O2 may improve
high-κ quality, volatilizing As or Ga diffused into the layer and filling detrimental
oxygen vacancies.
However, depending on different III-V or high-κ materials, the optimum PDA
condition could have big variations. Some other high-κ materials, such as hafnium
oxide (HfO2) based dielectric layer, can not sustain such high temperature. High
temperature process, i.e. temperature ≥ 500 ◦C leads to high leakage current and low
breakdown voltage, which will be discussed in the following chapters.
On the other hand, thermal budget also differs between different III-V substrates.
Indium-rich III-V materials, such as InGaAs with different indium concentration, do
not have such large thermal budget as GaAs. Other Indium compounds with even
narrower band gap, such as InSb, can never sustain temperature higher than 300 ◦C.
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Table 2.1 listed the optimum PDA temperature for Al2O3 on three different III-V
materials that have been studied.
Table 2.1
PDA temperature for Al2O3 on different III-V materials
GaAs In0.53Ga0.47As InSb
PDA temperature ( ◦C) 600 ∼ 700 <400 250
2.4 Summary
This chapter discussed the process of atomic layer deposition of high-κ dielectric
on III-V semiconductor materials. The issues with ALD process, including surface
pre-treatment, post deposition annealing have been discussed in a material science
of view. Right surface pre-treatment plus appropriate PDA process optimizes the
interfacial layer thickness and composition, so that to improve the electrical properties
of the devices. The electrical characterization and how these process issues impact on
I-V and C-V performance will be discussed in Chapter 3 and Chapter 4 respectively.
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3. LEAKAGE CURRENT AND BREAKDOWN
ELECTRIC-FIELD STUDIES ON ALD HIGH-κ
DIELECTRICS
Atomic layer deposition provides a unique opportunity to integrate high-quality
gate dielectrics on III-V compound semiconductors. In this chapter, a detailed leakage
current and breakdown electric field characteristics of Al2O3 and HfO2 dielectrics on
GaAs grown by ALD are discussed. The breakdown electric field of Al2O3 is measured
to be as high as 10MV/cm as a bulk property. The leakage current of Al2O3/HfO2
laminate gate dielectrics is also presented.
3.1 Introduction
Silicon dioxide has been used as a gate oxide material for decades. As transistors
have decreased in size, the thickness of the silicon dioxide gate dielectric has steadily
decreased to increase the gate capacitance and thereby drive current and device per-
formance. By doing this, the gate current (direct tunneling current) exponentially
increases as the dielectric thickness shrinks, leading to exponentially increased power
consumption. High-κ gate dielectrics are needed for the sub-100 nm MOS structure
because the conventional SiO2 film is too thin (e.g. 2 nm) to deal with the tunneling
current. With high-κ dielectrics, the desired equivalent oxide thickness (EOT) can
be achieved concurrently with a reduced leakage current by increasing the physical
thickness.
Al2O3 has a κ value about 8.6 ∼ 10 (SiO2 is about 3.9). It is a widely used
insulating material for gate dielectric, tunneling barrier, and protection coating due
to its excellent dielectric properties, strong adhesion to dissimilar materials, and its
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thermal and chemical stabilities. Al2O3 has a high band gap (∼ 9 eV), a high break-
down electric field (5 ∼ 10MV/cm), high thermal stability up to at least 1000 ◦C,
and remains amorphous under typical processing conditions. The ALD high-κ mate-
rials including Al2O3 are the leading candidates to substitute SiO2 for sub-100 nm Si
CMOS technology [54]. Meanwhile, ALD also provides unique opportunity to inte-
grate high-quality gate dielectrics on non-Si materials, such as III-V semiconductor
materials, to achieve high mobility, high speed MOSFET. Therefore, the quality of
ultrathin Al2O3 on GaAs is of great importance for exploring the ultimate high-speed
MOSFETs or teraherts MOSFETs. Other high-κ materials, such as HfO2, are also
of great interest due to their higher κ values.
3.2 Leakage and breakdown electric field study on ALD Al2O3 films
3.2.1 Experiments
Experiments were conducted on 2 inch Si-doped GaAs wafers with the doping
concentration of 5×1016 /cm3. After ammonia based surface treatment, the wafers
were transferred immediately to an ASM F-120 ALD module to grow Al2O3 films.
Al2O3 oxide layers with different thickness of 4, 8, 12, 16, 20 nm were deposited at a
substrate temperature of 300 ◦C. The number of ALD cycles was used here to control
the thickness of deposited film. All deposited Al2O3 films in this experiment are
amorphous, which is favorable for gate dielectrics. 600 ◦C N2 annealing was performed
ex -situ in a rapid thermal annealing chamber after film deposition. A 1000 A˚ thick
Au film was deposited on the back side of GaAs wafers to reduce the contact resistance
between GaAs wafers and the chuck of the measurement setup.
3.2.2 Leakage current of ALD Al2O3 on GaAs
The leakage current density (JL) dependence of applied potential for 8 nm ALD
Al2O3 samples with or without post deposition annealing (PDA) is shown in Fig-
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 w/ 600oC PDA
Leakage of a 8nm ALD Al2O3 film
on p-type GaAs substrate.
Fig. 3.1. Leakage current density JL versus gate bias on 8 nm ALD
Al2O3 films with or without PDA.
ure 3.1. The negative bias means that the top metal electrode is negative with
respect to the p -type GaAs. The plot shows that although the leakage current den-
sity after 600 ◦C PDA is relatively higher than the one without PDA at low biases,
it has a similar breakdown electric field as the sample without PDA. Soft breakdown
is observed at -5.7V bias on samples without PDA, while the leakage current density
after PDA increases smoothly until it is fully breakdown. This can be attributed to
the dangling bond at the interface, which may contribute to the leakage path, was
somehow fixed during the PDA process. This result is a strong evidence showing that
ALD Al2O3 film has highly thermal stable up to at least 600
◦C.
Figure 3.2 show the leakage of Al2O3 films with different thicknesses. The plot
shows a decrease in current density with increasing film thickness in general. Direct
tunneling current is observed for film thickness of 4 nm, while film with thickness ≥
8 nm doesn’t show significant direct tunneling current under −4V biased conditions.
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Fig. 3.2. Leakage current density JL versus gate bias Vg − VFB for
ALD Al2O3 films on GaAs with different film thickness.
3.2.3 Breakdown electric field of ALD Al2O3 on GaAs
Breakdown electric field (EBR) is another important material parameter to evalu-
ate the strength of the insulating layer. EBR is defined as VBR divided by Tox, where
VBR is the breakdown electric voltage across the insulating layer and Tox is the phys-
ical thickness of the insulating layer. Breakdown testing were performed on different
devices on each thickness ranging from 4nm to 20 nm.
Figure 3.3 shows the summary plot of EBR versus Tox. The electrical properties of
ALD Al2O3 films have been investigated by several research groups [64] [65] [66] [67],
but most of these studies were performed on thicknesses of 1000 A˚ or above, and were
grown on Si substrates. The observed 10MV/cm EBR for ALD Al2O3 films with the
thickness of 4 nm is slightly higher than the reported 7-8MV/cm bulk EBR. The
higher breakdown electric field indicates the possibility of the higher quality of ALD
films grown by commercial ALD reactors. It also could be attributed to the remnant
of EBR enhancement of ultrathin films.
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 Breakdown electric field
Fig. 3.3. Breakdown electric fields vs. different thicknesses of ALD Al2O3 films.
As have been reported in [68] and [69], EBR strongly depends on the film thickness
for values of 40 A˚ or less due to the well-known EBR enhancement for the ultrathin
insulating films [70]. A huge EBR enhancement is observed as the film thickness
is less than 40 A˚, and this enhancement becomes even more important once the film
thickness approaches 25 A˚. The value of normalized maximum dielectric strength (Em)
increases to 30MV/cm at room temperature and 60MV/cm at low temperature for
12 A˚ thick Al2O3 on GaAs [69]. This “anomalous” increase of Em with decrease of
temperature only can be observed on ultrathin films, which is consistant with Sze’s
classical model on Si3N4 [70].
The high breakdown field for ultrathin Al2O3 on GaAs provides great opportunity
for reducing the gate oxide thickness. The superb electrical characteristics of ALD
films on GaAs demonstrate the potential to scale down the gate length of GaAs
MOSFET below 100 nm with reliable ultrathin high-κ oxide layers as dielectrics.
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3.3 Leakage current and breakdown electric field of ALD HfO2 on GaAs
The same methodology was implemented to study ALD HfO2 films on “As” (with
native oxide) and NH4OH pre-treated GaAs substrates [42].
Fig. 3.4. Leakage current density JL versus gate bias on: (a) 10 nm
as-grown ALD HfO2; (b) 20 nm ALD HfO2 with with different surface
treatment and PDA conditions. After Xuan et al. [42]
Figure 3.4 summarizes the leakage current density of 10 nm and 20 nm HfO2 on
p -type GaAs at room temperature. From Figure 3.4(a), the breakdown electric field
of as-grown (no PDA) 10 nm HfO2 on NH4OH treated surface, after considering the
effect of a -1.2V flat-band shift, is 5.1MV/cm, which is slightly larger than the “As”
surface (4.6MV/cm). However, for the 20 nm HfO2 on “As” surface without PDA
as shown in Figure 3.4(b), the breakdown electric field is 3.8MV/cm, which is lower
than that of the as-grown 10 nm HfO2. This is due to the thicker HfO2 film is easier to
get crystallized at the 300 ◦C ALD growth temperature [71]. The breakdown electric
field of as-grown HfO2 is drastically reduced to 2.4 ∼ 2.8MV/cm after PDA at 600 ◦C
in N2 due to further crystallization.
The conclusion is that the well-prepared hydroxylated GaAs surface is extremely
critical for growing dense thin ALD films at a few nanometer thicknesses. This is
an important observation since ultrathin high-κ dielectrics with the equivalent oxide
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thickness (EOT) of ∼ 1 nm is of interest for the future 22 nm technology node and
beyond.
3.4 Leakage current study of Al2O3/HfO2 laminate on GaAs
I-V characterization was also conducted to testify the quality of ALD Al2O3/HfO2
laminate films on GaAs. The process details of ALD laminate films on GaAs will be
introduced in Chapter 5. Figure 3.5 shows the gate leakage current density of p -GaAs
MOS capacitors with HfO2/Al2O3 nano-laminate and HfO2 gate dielectrics both after
500 ◦C PDA.
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Fig. 3.5. Leakage current density Jg (A/cm
2) versus gate bias Vg −
VFB (V) on HfO2/Al2O3 nano-laminate and pure HfO2 MOS capaci-
tors after post deposition annealing at 500 ◦C.
The HfO2/Al2O3 laminate dielectric films are highly electrically insulating, show-
ing lower leakage current and higher breakdown voltage than pure HfO2 films. The
gate leakage current density at 3V gate bias is about 6×10−8 A/cm2 for nano-laminate
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MOS and 3× 10−7 A/cm2 for pure HfO2 samples. Meanwhile, the breakdown voltage
is 6.1V for nano-laminate samples and 3.8V for pure HfO2 samples. It corresponds
to maximum electric strength of 7.9MV/cm for nano-laminates and 5.0MV/cm for
HfO2, after considering the difference between metal work-function and Fermi-level
of p -GaAs. The larger leakage current in HfO2 devices is due to the creation of
more leakage paths around crystallized grains in the amorphous films after high tem-
perature annealing [72] [73]. The insertion of intermediate Al2O3 layers effectively
prevents the HfO2 films from further crystallization and blocks the leakage paths in
HfO2.

















 Al2O3 first, NH4OH treated
 Al2O3 first, (NH4)2S treated
 HfO2 first, NH4OH treated
 HfO2 first, (NH4)2S treated
8nm ALD Al2O3/HfO2 laminate 
on p-type GaAs substrate
PDA 500oC for 30 sec in N2
Fig. 3.6. Leakage current density Jg (A/cm
2) versus gate bias Vg −
VFB (V) on HfO2/Al2O3 nano-laminate films with different surface
pre-treatment and starting layers.
Different surface pre-treatment also has some influence on breakdown electric field
of the laminate films as shown in Figure 3.6. Generally, NH4OH pre-treated samples
has a higher breakdown electric field than (NH4)2S2 treated ones. On the other hand,
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HfO2 starting laminate films shows better breakdown property than those with Al2O3
as the starting layer. This could be attributed to the higher κ value due to the HfO2
starting layer. However, no significant difference in leakage current density is observed
at low bias (<5V) between the samples with these two surface treatments or with
different starting layers.
3.5 Summary
In summary, leakage current and breakdown electric field characteristics of high-κ
dielectrics on GaAs grown by atomic layer deposition have been systematically stud-
ied. The quality of ALD high-κ film is strongly dependent on surface pre-treatment
for a few nano-meter layers. The leakage current in ultrathin Al2O3 on GaAs, compa-
rable to or even lower than that of state-of-the-art SiO2 on Si, indicates the extremely
high quality of Al2O3 on GaAs. The ALD Al2O3 film grows remarkably well and is
an excellent choice for an insulating or protective layer on a wide variety of device
applications. ALD HfO2 films have relative higher leakage current, and get even
worse after high temperature annealing. The results on HfO2/Al2O3 laminate struc-
ture provides a promising solution to have a lower leakage current as well as higher
κ value.
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4. A GENERAL CAPACITANCE-VOLTAGE STUDY ON
III-V MOS DEVICES WITH ATOMIC LAYER
DEPOSITED AL2O3 DIELECTRIC
Capacitance-Voltage (C-V) measurements are widely used to quantitatively study
the MOS structures. There are several important parameters in evaluating high-κ
dielectrics on novel channel materials, such as hysteresis, frequency dispersion, and
flat band shift. C-V method is powerful to study the properties of the MOS structure,
especially to explore the issues with interfacial layers. Some previous work [36] [37]
[35] [39] have already demonstrated depletion-mode (D -mode) and enhancement-
mode (E -mode) MOSFETs using ALD Al2O3 on III-V. This chapter will focus on
C-V study with atomic layer deposited (ALD) Al2O3 on GaAs. Meanwhile, some
other III-V semiconductor materials with different band gap will also be presented.
4.1 General process flow and testing
Fig. 4.1. General process flow of a III-V MOS device
Figure 4.1 shows the general device process flow. Surface pre-treatment was con-
ducted on III-V materials followed by Al2O3 deposited by ALD. Post deposition
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annealing (PDA) was conducted after ALD by rapid thermal annealing. For differ-
ent substrate materials, the PDA conditions are different, which has been discussed
in Section 2.3. After PDA, a 1.8µm thick AZ1518 photoresist was used as a mask
for patterning the capacitor area. Gate area was then evaporated by a CHA metal
evaporation module. Typically, Ni/Au or Ti/Au (300 A˚/500 A˚) was used as the metal
gate material. Finally, the extra metal was lift off in acetone.









Fig. 4.2. Top-top capacitance measurement
A top view of the fabricated MOS structures is shown in Figure 4.2(a). Here,
the top-top measurement is used for C-V characterization. As shown in the picture,
the dark rings are the areas that without metal gate, while the filled cycles are the
devices under testing (DUT) with top metal gate. The large area outside of DUT
provides a large capacitor, whose capacitance value is much greater than that of DUT.
These two capacitances are connected in series through the semiconductor substrate,




≃ CDUT (Coutside ≫ CDUT ) (4.1)
the effect of the big capacitance can be ignored. Therefore, we use the top gate of DUT
and the top gate of the outside area as two electrodes to do the C-V measurement.
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4.2 A C-V measurement result
Three quantities are most important to evaluate the quality of high-κ dielectrics
on novel channel materials. The first is the amount of hysteresis that results when
the MOS capacitor is biased well into accumulation and inversion. The second is the
percentage of frequency dispersion at the accumulation capacitance when measured
under different frequencies. The third is the frequency dependent flat-band shifts
observed mostly after high temperature annealing. All of these factors are related
with the interface trap density Dit.
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 100 KHz
NH4OH pretreated
8nm ALD Al2O3 
on p-GaAs






Fig. 4.3. High-frequency (1 kHz - 100 kHz) C-V loops for a MOS
capacitor with 8 nm ALD Al2O3film on p -type GaAs substrate. The
capacitor size is 100× 100µm2.
The high-frequency (1 kHz ∼ 100 kHz) C-V loops for a capacitor with 8 nm ALD
Al2O3 film on p -type GaAs are shown in Figure 4.3. This capacitor was NH4OH pre-
treated and annealed with as RTA step of 600 ◦C for 30 sec in an nitrogen ambient.
The hysteresis at flat-band condition of is about 300mV for this particular device,
which is larger than previous reported results of 10-80mV hysteresis [40] for a 30 nm
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thick oxide film which was deposited on a metal-organic chemical-vapor-deposition
(MOCVD) epitaxial InGaAs surface grown by a more advanced ALD reactor (ASM
PulsarTM2000). The frequency dispersion at accumulation capacitance is about 3%
per decade on this 8 nm Al2O3 sample, which can be further improved to ∼ 1%
per decade on 10 nm Al2O3 samples. The frequency dependent flat-band shift is
negligible with the PDA process up to 600 ◦C and becomes significant only after PDA
temperature > 800 ◦C. The mid-band gap Dit is about 1× 1012 /cm · eV determined
by the Terman method.













         (IMEC MOCVD grown p-GaAs)
 Higher doping 
         (p-GaAs substrate)
Meas. @ 1 kHz
room temp. in dark
Cap area ~ 3×104( m2)
tox=20 (nm) ALD Al2O3
Due to different NA
Fig. 4.4. C-V loops with different substrate doping concentration
measured at 1 kHz.
The transition from accumulation capacitance to depletion capacitance some how
depends on the substrate doping concentration. Figure 4.4 shows the C-V loops
with different doping concentrations. These samples went through the same process
flow. From the result, one can see that the samples with lower doping shows sharper
transition due its lower depletion capacitance value.
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4.3 Inversion C-V curve
The frequency response of a MOS capacitor in the inversion region depends on the
inversion-charge generation-recombination time. Since the minority carrier response
time for thermal generation-recombination of GaAs is > 400 s [26], the minority car-
ries cannot keep up with the low frequency C-V measurement even at frequencies
∼1Hz. Therefore, no inversion was obtained at frequencies ∼ 100Hz on Al2O3/GaAs
MOS capacitors at normal measurement environment (i.e. dark, room temperature).
Three approaches are recommended to study inversion C-V on III-V in general: (i)
inversion-type MOSFET with implanted source and drain, where minority carriers can
be low-injected into the surface channel; (ii) photo illumination to increase the minor-
ity carrier concentration; and (iii) elevated temperature to increase the generation-
recombination rates of minority carriers in GaAs. Though the first method needs a
MOSFET structure, the other two are able to be employed on MOS capacitors.
Although sometimes “inversion like” C-V curves is observed at a few hundred
Hertz or up on GaAs MOS devices as shown in Figure 4.5, they are not the result of a
real inversion channel. These inversion C-V results are simply due to the heavy-metal
(i.e., Ni, Fe, Zn. etc.) contamination at the GaAs surface, as efficient generation
and recombination can be fulfilled by traps in two conditions [74]. One condition
is that the trap energy level is within a few kT/q of the Fermi level, where a small
change of band bending will cause a large change in the equilibrium occupancy of
the traps. In this case, a small-signal band-bending variation will result in significant
numbers of free carriers generation and recombination since the traps attempt to
regain equilibrium with the ac voltage. Another condition is that the trap level is
near midgap, where emission and capture rates for both holes and electrons are the
same. For interface trap densities greater than ∼ 1010 cm−2·eV−1, there will be a
range of gate bias where generation and recombination through interface traps will
be dominant. In this bias range, the Fermi level at the surface will be between
midgap and several kT/q past midgap into weak inversion so that interface traps will
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8nm ALD Al2O3 on n-type 
4-inch GaAs substrate 
(Bell Lab's wafer)
Fig. 4.5. C-V loops on a 4-inch n -type GaAs substrate with only
NH4OH pre-treatment showing strong inversion at 1 kHz. Inset: C-V
on the same type of wafer with HCl and H2O2 treatments.
satisfy both of these two conditions and will provide a efficient carrier generation and
recombination.
Experiments were carried out on the same substrate with HCl and H2O2 cleaning
before dielectric deposition. H2O2 is a powerful oxidizer which can oxidize most of
the heavy-metal ions on the surface. HCl can be used to etch away the metal oxides
product. H2O2 and HCl were employed on the surface alternatively to remove the
heavy metal contamination. As a result, the inversion feature diminishes after this
surface cleaning step, as shown in the inset of Figure 4.5.
With illumination of light, minority carriers generated within a diffusion length
of the gate edge will form an inversion layer under the gate if gate bias is of the right
magnitude and polarity. The response time of light generated inversion layer depends
on light intensity. Although full inversion could be observed at the Al2O3/In0.2Ga0.8As
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10nm ALD AL2O3 
700oC PDA in N2
meas. freq. = 1 KHz
Dark
Fig. 4.6. 1 kHz C-V loops for a MOS capacitor with 10 nm ALD
Al2O3 film on p -type GaAs substrate measured in dark and with
illumination.
interface with increasing light intensity [41], in the case of Al2O3/GaAs, as shown in
Figure 4.6, the inversion layer is difficult to form even when illuminated by the same
intensity (0∼ 0.45W/cm2) of light that used for In0.2Ga0.8As. The difference in sur-
face recombination velocity of Al2O3/InGaAs and Al2O3/GaAs, which is related with
interface trap density, is not the sole explanation for the above phenomena. The mi-
nority carrier concentration and its response time for generation-recombination could
play more important roles on inversion than the interface trap density. In0.2Ga0.8As
has a much higher minority concentration than GaAs due to its narrow band gap.
If excluding minority carrier supplied from an inversion layer beyond the gate
electrode, there are two mechanisms for getting minority carriers to and from the
inversion layer [74]. One is generation and recombination of minority carriers in the
depletion layer. Another one is generation of minority carriers at the back contact,
followed by diffusion through the quasi-neutral region of the bulk, and then drift
through the depletion layer. However, which is the dominant mechanism depends
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on temperature. At room temperature, generation and recombination in the deple-
tion layer (the first mechanism) determine minority carrier response time, while at
high temperature, diffusion from the bulk substrate (the second mechanism) becomes
dominant. Temperature dependent C-V measurements with a wide range of small
ac signal frequencies are widely used to study the minority-carrier recombination
kinetics.
Fig. 4.7. 1 kHz C-V results with different ambient temperatures. In-
version can be observed clearly at elevated temperatures. (tox =5nm,
After Xuan et al. [42])
The C-V measurements at 100Hz ∼ 1MHz and at elevated temperatures from
300K ∼ 500K have been systematically studied. Figure 4.7 shows the results mea-
sured at 1 kHz as a function of bias at different temperatures. The major effect of tem-
perature occurs during depletion-inversion at positive biases. At room temperature
(300K), generation-recombination in the depletion layer induced minority-carriers do
not follow the 1 kHz signal for GaAs, thus a high frequency curve is observed. How-
ever, as temperature is increased from 300K to 500K, minority carriers diffusion from
the back contact supplies to the inversion layer. More minority carriers are available
to follow up the frequency and transition was made from a high frequency C-V curve
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to a low frequency C-V curve. By systematically varying both temperature and fre-
quency, temperature dependence of transition frequency can be determined. The
activation energy (EA) of minority-carrier generation-recombination for Al2O3/GaAs
MOS structures is ∼ 0.71 ± 0.05 eV, which is just about half of the band gap en-
ergy (Eg) of GaAs. This activation energy is that of the intrinsic electrons in GaAs.
Therefore, the dominant mechanism for minority carrier response must be generation-
recombination through semiconductor bulk traps in measured MOS structures. The
significant change from high-frequency C-V at 300K to low-frequency C-V at 500K is
due to the dramatic increase of minority carrier concentration in bulk GaAs through
thermal generation rather than improved interface properties at high temperatures.
This is why the inversion features at quasi-static C-V or low-frequency C-V should
not be used as conclusive evidence to characterize the MOS interface, because it could
be more related to the minority carriers in semiconductors instead of Dit.
4.4 C-V characteristics with different surface pre-treatment and PDA
temperature
As described in subsequent chapters, surface pre-treatment plays an important
role on the quality of the ALD high-κ films on III-V materials. Meanwhile, it also
has big influence on the C-V characteristics.
Figure 4.8(a) shows hysteresis at the flat-band condition obtained from C-V loops
versus PDA temperature on samples with different film thicknesses and different
surface treatments [42]. The hysteresis is significantly reduced from 850mV to 220mV
for the 10 nm Al2O3 film (NH4OH treatment) and from 340mV to 150mV for the
5 nm Al2O3 film (NH4OH treatment), illustrating the importance of the PDA process
between 700-800 ◦C in N2 ambient. A similar trend is also observed on other films
with different surface treatments.
Figure 4.8(b) summarizes the measured maximum capacitance at accumulation
versus PDA temperature on samples with different film thicknesses and surface treat-
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(a) Hysteresis at flat-band condition ob-
tained from C-V loops.
(b) The measured maximum capacitance
value at accumulation.
Fig. 4.8. C-V results vs. PDA temperature on different pre-treatments
and film thickness. (After Xuan et al. [42])
ments. In general, higher PDA temperatures result in a weak increase in accumu-
lation capacitance, which is clearly demonstrated on the 5 nm NH4OH curve from
300 ◦C as grown to PDA 700 ◦C. The sudden drop of capacitance after PDA 800 ◦C is
probably due to the chemical reaction between Al2O3 and GaAs in N2 to creating a
un-negligible thick interfacial layer. In other words, 5 nm thick Al2O3 is too thin as an
encapsulation layer for GaAs to be annealed at such high temperature as ∼ 800 ◦C.
This result is consistent with previous results on the fabrication of inversion-mode
GaAs MOSFETs using Al2O3 as an encapsulation layer for Si dopant activation in
GaAs between 750-850 ◦C [40]. Figure 4.8(b) also verifies that 10 nm of Al2O3 is safe
on GaAs with PDA up to 800 ◦C.
In the past years, sulfur passivation is believed to be an appropriate technique for
III-V surface pre-treatment [75] [76] [77]. However, what is the suitable condition, in
particular the sulfur passivation time and temperature, remains unknown for ALD
process. Experiment was done on p -type GaAs substrate with different sulfur treat-
40

















ALD 8nm Al2O3 on p-GaAs
w/ different Sulfur treatment
     
          Cap area = 3×104 ( m2)
          ALD temp: 300 C
          PDA 600oC 30sec in N2
Fig. 4.9. C-V loops of ALD Al2O3 MOS capacitors with different




























Fig. 4.10. Cmax and hysteresis comparison of ALD Al2O3 MOS ca-
pacitors with different sulfur pre-treatment conditions. (capacitance
area = 3× 104 µm2; tox =8nm)
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ment conditions: (a) room temperature dip for 15 minutes; (b) room temperature dip
for 30 minutes; (c) 70 ◦C dip for 15 minutes; (d) 70 ◦C dip for 30 minutes. All samples
were then fabricated according to the following steps introduce in Section 4.1. The
ALD deposition temperature was 300 ◦C and PDA temperature was 600 ◦C.
Measured C-V results is shown in Figure 4.9. Figure 4.10 summarizes the maxi-
mum C value and hysteresis of different pre-treatment conditions. The sample with
sulfur pre-treatment at 70 ◦C for 15 minutes shows the highest accumulation capac-
itance value, corresponding to smallest equivalent oxide thickness (EOT) and lowest
Dit. It also shows the smallest hysteresis value among these four samples. Samples
with longer sulfur treated time shows degraded Cmax. This is probably due to exces-
sive sulfur residue at the interface that was not able to be dissolved during 300 ◦C
ALD process. The conclusion is that a relatively higher temperature may be benefi-
cial to sulfur passivation process, but too much sulfur on the surface can destroy the
interfacial layer, which results in greater interface trap density.
4.5 C-V study on other III-V semiconductor materials
MOS C-V characteristics of ALD Al2O3 on other III-V semiconductor materials,
such as InGaAs, InSb, have also been studied.
4.5.1 InGaAs MOS capacitors
Figure 4.11 shows typical C-V loops on a MOS device with ALD 8nm Al2O3 on p -
type MBE grown In0.53Ga0.47As taken at frequencies from 1 kHz to 1MHz. As shown
in the figure, the hysteresis is negligibly small, especially for frequencies ≤100 kHz.
As frequency goes down to about 50 kHz, the minority carriers start to keep up with
the frequency, showing elevated C-V curve at positive bias. As frequency goes down
to 1 kHz, the full inversion C-V can be observed at room temperature in dark. This
due to the narrow band gap of In0.53Ga0.47As (∼ 0.71 eV), which is about half of that
of GaAs. The In0.53Ga0.47As has very high intrinsic carrier density, which makes it
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8nm ALD Al2O3 on 
p-type In0.53Ga0.47As
Cap area~4416 m2
Meas. @ RT in dark
Fig. 4.11. C-V loops on a MOS device with ALD Al2O3 on p -type
MBE grown In0.53Ga0.47As with NH4OH pre-treatment taken at fre-
quencies from 1 kHz to 1MHz. Inversion can be observed clearly at
elevated temperatures. (tox =8nm)












8nm ALD Al2O3  on n-In0.6Ga0.4As
with (NH4)2S pre-treatment
Cap area = 1502  ( m2) 




 1 M Hz
Fig. 4.12. C-V loops on a MOS device with 8 nm ALD Al2O3 on
n -type In0.6Ga0.4As with (NH4)2S pre-treatment taken at frequencies
from 1 kHz to 1MHz.
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much easier to catch up with the ac measurement signals. The frequency dispersion is
about 3.2% per decade and frequency dependent flat band shift is observed, especially
for high frequencies (100 kHz ∼ 1MHz). Figure 4.12 shows the same measurement on
an n -type In0.6Ga0.4As sample. It shows small frequency dispersion, which is around
2.6% per decade, can be achieved on n -type III-V substrate. The 100 kHz curve still
shows clearly inversion characteristic on this sample.
The composition of indium in InGaAs plays an important role on the inversion C-
V. Since the band gap energy of InGaAs decreases as indium composition increases,
the intrinsic carrier density increases tremendously. The large amount of intrinsic
carrier leads to much smaller generation-recombination time, and therefore easier to
get inversion C-V. A detailed experiment was conducted on InGaAs MOS devices
with different indium composition.















8nm ALD Al2O3 on InGaAs
Meas. freq. = 1 kHz
@ room temperature in dark
Cap area ~ 1502  ( m2)
with Indium
increases
Fig. 4.13. C-V characteristics on InGaAs MOS with different in-
dium composition. The InGaAs were treated by NH4OH based pre-
treatment. The inversion C-V can be observed when the composition
of indium increases.
As can be observed in Figure 4.13, the 15% n -type InGaAs has almost no in-




























8nm ALD Al2O3 on n-type InGaAs
    with different In composition
    Cap area = 1502( m2)
    Meas. @ RT in dark
Frequency dispersion (%
/dec) Frequency dispersion
Fig. 4.14. Maximum C value at 1 kHz and frequency dispersion vs.
different indium composition on NH4OH treated InGaAs MOS capac-
itance.
the indium composition increases to 60%, strong inversion can be clearly observed
in dark at room temperature. On the other hand, as indium composition increases,
the accumulation capacitance value (Cmax) also increases, while frequency dispersion
decreases, as shown in Figure 4.14. This implies that the InGaAs surface with higher
indium composition might be more favorable to the ALD process, which results in
thinner interfacial layer and better interfacial composition.
Different PDA process were also employed to testify the effect of PDA on ALD
Al2O3/In0.53Ga0.47As. interface as shown in Figure 4.15. Although improved hystere-
sis is found after PDA process, the maximum accumulation capacitance value (Cmax)
decrease by about 9.5% and 11.8% after annealing at 400 ◦C and 500 ◦C, respectively,
in N2 ambient for 30 sec. This implies that the high temperature annealing process ac-
tually hurt the Al2O3/InGaAs interface, leading to thicker interfacial layer. This also
could be attributed to the indium out diffusion during rapid thermal processing [78].
Experiments on different surface pre-treatments show better C-V results on hy-
drophilic InGaAs surface. As shown in Figure 4.16, NH4OH or (NH4)2S treated sam-
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Fig. 4.15. C-V loops on InGaAs MOS devices with different PDA






















8nm ALD Al2O3 on InGaAs 
Measured at 1kHz
Cap area = 1502  ( m2)
Fig. 4.16. Cmax value at 1 kHz compared at different surface pre-
treatments and indium composition. Different symbols represent dif-
ferent indium composition.
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ples show larger accumulation C value, while HCl treated and “As” surface achieve
smaller Cmax, indicating worse dielectric quality or thicker interfacial layer. This
result is consistent with those on GaAs substrate.
4.5.2 InSb MOS capacitors
Indium antimonide (InSb) is a narrow gap semiconductor material from the III-V
group. It is widely used in infrared detectors, including thermal imaging cameras,
FLIR systems, infrared homing missile guidance systems, and in infrared astronomy
[79].
Fig. 4.17. HRXDD (004) spectrum on epitaxy InSb samples. Inset
shows the structure of InSb epi-layer. (From IQE Inc.)
This material has ultra narrow band gap, which is about 0.17 eV, and huge intrinsic
carrier density (∼ 2×1016 cm−3) at room temperature. The electron mobility can be
as high as 77000 cm2/V · s and saturation velocity is about 5×107 cm/s as listed in
Table 1.1. This ultra high mobility makes this material of high interest to replace
Si channel for the future generation of high performance CMOS transistors [80] [81].
Ashley et al. has presented enhancement mode InSb-based quantum well MOSFETs,
but so far no successful result has ever been shown on inversion channel devices.
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Here, C-V characteristics have been studied on ALD Al2O3/InSb MOS devices
with direct oxide/semiconductor channel interface. n -type InSb epi-layer was grown
on semi-insulating GaAs substrate by molecular beam epitaxy. Figure 4.17 shows the
high-resolution x-ray diffraction (HRXRD) spectrum, where obvious peaks of InSb
epi-layer and GaAs substrate can be observed. The inset of Figure 4.17 shows the
structure diagram of InSb epi-layer on semi-insulating GaAs substrate. Hall measure-
ment data shows that the electron density in InSb epi-layer is about 1.2×1017 cm−3,
and electron mobility is greater than 30000 cm2/V·s.
After different wet chemical pre-treatments of InSb surface, such as HCl or NH4OH,
a thin Al2O3 was deposited at 200
◦C by ALD. PDA process was performed between
250 ◦C and 350 ◦C in N2 to improve the bulk and interface quality of the oxide. The
MOS devices were measured from room temperature first with the C-V frequency
from 1 kHz up to 25MHz, as shown in Figure 4.18.
















 25 MHzMeasured @ RT
NH4OH treated
Fig. 4.18. C-V characteristics on ALD Al2O3/InSb MOS devices with
NH4OH based surface pre-treatment.
The typical low-frequency (LF) C-V curves exhibit at room temperature from
1 kHz to 1MHz with less than 3% per decade frequency dispersion at accumulation
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capacitance. The high intrinsic carrier density at room temperature due to the narrow
band gap material system of InSb is the reason for LF C-V characteristic at 1 MHz.


































































Fig. 4.19. C-V characteristics on ALD Al2O3/InSb MOS devices with
different surface pre-treatments measured at 80K.
As temperature goes down to 80K, 1MHz C-V curve becomes more high-frequency
(HF) like on the “As” and NH4OH pre-treated samples since the thermal generation
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of minority carriers is significantly suppressed, as shown in Figure 4.19(a) and Fig-
ure 4.19(c). The HCl pre-treated sample (Figure 4.19(b)) still shows strong inversion
C-V shape even at 1MHz at 80K. This is probably due to the improper surface
pre-treatment.
On the other hand, the C-V characteristics or InSb MOS devices are very sensitive
to the PDA temperature due to the low melting temperature of InSb (527 ◦C). High
temperature process could totally destroy the InSb substrate crystal structure. Low
temperature ALD process, which uses ozone as the precursor for oxygen, is suggested
for further explore the InSb based MOS or MOSFETs.
4.6 Summary
A general C-V study of MOS devices with ALD Al2O3 on III-V semiconductors
have been discussed in detail. The surface pre-treatment plays an important role
on C-V characteristics. The inversion C-V is strongly dependent on the intrinsic
carrier density under the condition that the measurement is being conducted. High
temperature and photo illumination is helpful to generate more inversion carrier, so
that is easier to observe inversion C-V under such circumstances. On the other hand,
MOS devices with narrow band gap materials, such as InGaAs, InSb, are able to show
inversion C-V at room temperature in dark due to their high intrinsic carrier density
and short generation-recombination time.
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5. INTERFACE STUDY OF ALD DEPOSITED
HFO2/AL2O3 LAMINATE GATE DIELECTRIC ON
GALLIUM ARSENIDE
A systematic capacitance-voltage (C-V) study has been performed on GaAs metal-
oxide-semiconductor (MOS) structures with ALD HfO2/Al2O3 nano-laminates as gate
dielectrics. The experiment results show that the HfO2/Al2O3 nano-laminate struc-
ture gate dielectric improves the GaAs MOS characteristics such as dielectric constant,
breakdown voltage and frequency dispersion. The possible origin for the widely ob-
served larger frequency dispersion on n -type GaAs than p -type GaAs is discussed.
Further experiments show that the observed hysteresis is mainly from the traps in-
duced by HfO2 in bulk oxide instead of those at dielectric-substrate interface.
5.1 Motivation of using HfO2/Al2O3 laminate as gate dielectric layer
The main obstacle to implement III-V compound semiconductors as novel chan-
nel materials for ultimate complementary metal-oxide-semiconductor (CMOS) appli-
cations is the lack of high-quality, thermodynamically stable insulators. Although
in -situ molecular beam epitaxy (MBE) Ga2O3(Gd2O3) and ex -situ atomic-layer-
deposited (ALD) Al2O3 show promising results [36] [37] [35] [25] [82], a direct ALD
HfO2, the high-κ dielectric for Si CMOS at 45 nm node and beyond, remains challeng-
ing. Recently, Si [83] [84] or AlN [85] surface passivation before HfO2 deposition was
proposed. Though improved C-V characteristics have been observed, these methods
also have their own limitation. Si interfacial layer could alter the doping concentra-
tion of the GaAs channel after high-temperature process and degrade the channel
mobility. The intrinsic thickness of AlN layer can increase the effective oxide thick-
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ness. However, no one has ever studied the HfO2/Al2O3 laminate structure on GaAs
so far. This dielectric structure may combine the advantages of both HfO2 and Al2O3,
or it could have a higher κ value as well as good dielectric/GaAs interface. The study
on MOS structure using HfO2/Al2O3 laminate as gate dielectric could be an impor-
tant guidance for its further implementation in the inversion channel E -mode III-V
MOSFETs.
5.2 Experiments
MOS capacitors were fabricated on both n - and p -GaAs 2-inch substrates. After
NH4OH based surface pretreatment [42], 8 nm ALD Al2O3/HfO2 nano-laminate was
deposited at 300 ◦C using an ASM F-120 ALD module. The nano-laminate contains
alternate Al2O3 (1 cycle) and HfO2 (2 cycles) with Al2O3 as the beginning layer.
Here, Al2O3 was deposited using tri-methyl aluminum (TMA) and water, and HfO2
was deposited using HfCl4 and water. Meanwhile, 8 nm ALD pure HfO2 or pure Al2O3
was also deposited at the same condition as control samples on GaAs substrates. Post
deposition annealing (PDA) was then conducted at 500 ◦C by rapid thermal annealing
(RTA) in N2 ambient, followed by electron beam evaporated Ni/Au (300 A˚/800 A˚) as
the metal gate electrodes. The leakage current was measured using an HP4156A semi-
conductor parameter analyzer, and the capacitance was measured using an HP4284A
precision LCR meter with frequencies varying from 1 kHz to 1MHz in this work.
Similar experiments with (NH4)2S passivation were also performed. Negligible dif-
ference was found on C-V results, compared to those from NH4OH passivation. The
NH4OH passivation has certain advantages, i.e., there is a general concern on sulfur
contamination for future CMOS manufacture lines. The C-V results presented in this
Chapter are all obtained from NH4OH pretreatment.
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5.3 C-V result
Firstly, C-V characterization was conducted on HfO2/Al2O3 and HfO2 samples
with 1 kHz ac frequency. Figure 5.1 shows the C-V characteristics of HfO2/Al2O3,
HfO2 MOS before and after PDA, and Al2O3 MOS after PDA, respectively. The nano-
laminate C-V shows significant enhancement after PDA. It has sharper transition
from depletion region to accumulation region than that without annealing, indicating
the improved interface quality; while the accumulation capacitance (Cmax) value is
increased by about 15% after PDA and more than 50% higher than Al2O3 with
the same thickness. On the other hand, HfO2 MOS samples do not show obvious
difference before and after PDA.






















  Laminate w/ PDA 500oC
   Laminate w/o PDA
       HfO2 w/ PDA 500
oC
           HfO2 w/o PDA




Oxide thickness = 8 (nm)
Meas. freq = 1K (Hz)
@room tempurature
Fig. 5.1. C-V characteristics of HfO2/Al2O3 nano-laminate, pure
HfO2, and pure Al2O3 MOS capacitors before and after PDA pro-
cess.
As shown in Figure 5.2, the laminate structure shows more than 50% higher Cmax
value than that of Al2O3 with the same thickness on both n - and p -type GaAs
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Fig. 5.2. C-V characteristics of HfO2/Al2O3 nano-laminate MOS ca-
pacitors on both n -GaAs and p -GaAs compared with pure Al2O3
samples.
substrate. Notice that the capacitance value of nano-laminate structure is only about
10% lower than HfO2 (shown in Figure 5.1), while the breakdown voltage is almost
doubled, which has been discussed in Chapter 3. The dielectric constant of the nano-
laminates is about 12.5 deduced from the measured Cmax, calculated semiconductor
capacitance in GaAs, the area of the capacitor and the film thickness. This κ value
is much higher than that of the normal ALD pure Al2O3, which is 7∼ 8.
The mid-gap interface trap density (Dit) is estimated to be around 2×1011 /cm2·eV
by Terman method as shown in Figure 5.3.
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Fig. 5.3. HfO2/Al2O3 nano-laminate dielectric-GaAs interface trap
density calculated by Terman method using measured C-V result.
5.4 Frequency Dispersion
The frequency dispersion on accumulation capacitance is another important issue
for high-κ dielectrics on III-V materials. This dispersion could be as large as 50%
or more in the frequency ranging from 1 kHz to 1MHz, which implies high interface
trap densities at the conduction band edge of GaAs. Figure 5.4 summarizes the C-V
characteristic measured on 500 ◦C annealed nano-laminate samples in the frequency
range from 1 kHz up to 1MHz. The frequency dispersion is about 3% per decade at
this frequency range on p -type GaAs substrate. Though the C-V curve still shows
obvious modulation up to 1MHz, the frequency dispersion is much worse on n -type
GaAs substrate. This “N-dispersion” phenomenon is widely observed in experiments
with various oxides such as ALD Al2O3, HfO2, ZrO2, Ga2O3 and their combinations.
Interestingly, it could also be found in literatures without any special notice on this
phenomenon [59]. In most of cases, only C-V curves on p -type GaAs are presented
[42] [86] [45].
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(a) on p -GaAs substrate




















(b) on n -GaAs substrate
Fig. 5.4. C-V characteristics of HfO2/Al2O3 nano-laminate MOS
capacitors measured at different frequencies ranging from 1kHz to
1MHz on: (a) p -type GaAs substrate; (b) n -type GaAs substrate.
Although GaAs MOS research starts as early as in 1965 at RCA lab, there are just
a few reports in literature addressing the fundamental surface chemistry and physics
on difficult type of GaAs substrates [87] [88] [89] [90]. Pashley et al . applied scanning
tunnel microscopy to characterize the electronic properties of MBE grown GaAs (001)
surfaces with (2× 4)/c(2× 8) reconstructions in high-vacuum and found that Fermi
level in p -GaAs is located near the valence band edge, in contrast to the midgap
Fermi level pinning in n -GaAs case due to the high density of acceptor-like kink sites
formed at the surface of n -GaAa [90]. Other experiments also indicate that p -GaAs
has reduced surface state density, compared to n -GaAs, even after being exposed
to air [87]. In order to understand this “N-dispersion” phenomenon more deeply
or directly related with the current ex -situ ALD process, the composition of native
oxides on n -type GaAs and p -type GaAs substrates used for this work was analyzed
by x-ray photoelectron spectroscopy (XPS) measurements as shown in Figure 5.5(a)
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As5+   : 17%
Total  : 63%
As3+   : 66%
As5+   : 7%














Fig. 5.5. High-resolution XPS analysis was performed on p -GaAs and
n -GaAs with native oxides. (a) Ga 2p3/2 and (b) As 2p3/2 shows
significantly more native oxides exhibiting on n -GaAs, compared to
p -GaAs.
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and Figure 5.5(b). Using Ga-As band intensity as the reference, it is obvious that
the native oxide intensities of Ga-O, As5+-O and As3+-O bands in n -GaAs are much
higher than those in p -GaAs. Photo-electrochemistry on GaAs explains why n -GaAs
is much easier to be oxidized than p -type GaAs [87]. For illuminated n -GaAs, the
reaction is:
GaAs + 6e+ ↔ Ga3+ + As3+ (5.1)
which leads to photo-oxidation, i.e., Ga and As oxides and elemental As. In illu-
minated p -GaAs, the electron minority carriers result in surface passivation and the
reaction is:
GaAs + 3e− ↔ Ga+ As3− (5.2)
As3− + 3H+ ↔ AsH3 (5.3)
which leads to passivation, i.e., Ga oxide. Although unpinning of Fermi-level of GaAs
using ALD high-κ dielectric is mainly due to the appropriate surface pre-treatment
[42] [35] [36] and ALD “self-cleaning” process [59] [58], it is still reasonable to argue
that tiny amount of species based on the above surface chemistry might exhibit more
on n -GaAs than p -GaAs during the ex -situ ALD process. This leads to larger
interface density states at the conduction band edge and more significant frequency
dispersion on accumulation capacitance of n -GaAs.
5.5 Temperature dependance
According to the Shockley-Read-Hall statistics and the low intrinsic carrier con-
centration (ni) of GaAs (ni =10
6 /cm3), the expected ac frequency to observe in-
version C-V in dark and at room temperature is very low (∼ 0.002Hz) [91]. The
condition for reliable quasi-static C-V measurements is to have leakage current den-
sity of less than 10−8 A/cm2, which is hard to fulfill on ultrathin high-κ dielectrics.
However, at high temperatures, as have been discussed in Section 4.3, more carriers
are generated and the carrier response time is significantly reduced.
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(a) p -GaAs substrate


























(b) n -GaAs substrate
Fig. 5.6. C-V characteristics of HfO2/Al2O3 nano-laminate MOS ca-
pacitors measured at different temperatures ranging from room tem-
perature to 500K on: (a) p -type GaAs substrate; (b) n -type GaAs
substrate.
Figure 5.6 shows C-V curves on p -GaAs and n -GaAs taken at temperatures from
300K to 500K. Depletion capacitances start to increase as temperature goes up to
400K with full inversion at 500K. The results demonstrate that Fermi-level unpinning
is realized on these ALD nano-laminate GaAs MOS devices.
5.6 Further study on the nano-laminate/GaAs interface
To further explore the influence of the presence of HfO2, experiments with different
starting dielectric layers were conducted. The devices were fabricated on the same
GaAs substrates with 5-cycles of Al2O3 or HfO2 as the starting layers followed by 8 nm
Al2O3/HfO2 as the whole gate dielectric stack. The Al2O3-starting and HfO2-starting
nano-laminate MOS devices have the same dielectric thickness, as well as the same
annealing condition. The C-V curves shown in Figure 5.7 are surprisingly similar
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8nm Laminate on GaAs
with different material
as the starting layer
 HfO2 first
 Al2O3 first 
on p-GaAs
on n-GaAs
Fig. 5.7. C-V characteristics of HfO2/Al2O3 nano-laminate MOS ca-
pacitors on both n -GaAs and p -GaAs with different starting layers.
Curves with empty symbols are from HfO2-starting samples and filled
symbols are from Al2O3-starting laminate samples. No significant dif-
ference can be observed with different starting layers. HfO2-starting
samples have a little bit larger Cmax as expected.
with negligible dependence on the starting layers. This demonstrates the significant
hysteresis (0.3 ∼ 0.4V) observed here are mainly from the trap charges in bulk oxide
induced by HfO2 instead of those at oxide/GaAs interface.
These results are consistent with the observation that Al2O3 films have much
smaller hysteresis (∼ 0.1V) than HfO2 films (0.5 ∼ 0.6V) and are roughly scaled
with the film thicknesses. The above conclusion is also confirmed by XPS as shown
in Figure 5.8. There is no observable difference on Al2O3-starting and HfO2-starting
samples, though Hf 4f and Al 2p (not shown) binding energy depends on NH4OH
treated surface or (NH4)2S treated surface. Sulfur signal is not observable or below



















Fig. 5.8. High-resolution XPS analysis of Hf 4f peak intensity and
its binding energy on 3 nm HfO2/Al2O3 with NH4OH or (NH4)2S dif-
ferent surface treatments and 5-cycle HfO2-starting layer or Al2O3-
starting layer binding energy.
5.7 Summary
In summary, the interface properties of ALD HfO2/Al2O3 nano-laminate dielectrics
on n - and p -type GaAs-MOS capacitors have been systematically studied. A high
dielectric constant and electric strength, inversion C-V at elevated temperatures have
been achieved by using this nano-laminate gate stack. The observed hysteresis is
determined mainly from the charges in the bulk oxide induced by HfO2 instead of
those at dielectric-GaAs interface.
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6. QUANTUM CAPACITANCE STUDY ON
ITO/AL2O3/GAAS MOS DEVICES
Capacitance-voltage study has been performed on GaAs metal-oxide-semiconductor
(MOS) structures with atomic-layer-deposited Al2O3 gate dielectrics and indium tin
oxide (ITO) gate. The transparent ITO gate allows photo illumination on the whole
MOS capacitance area, such that one can easily observe the inversion C-V on GaAs
MOS capacitors at room temperature. Quantum capacitance effect is observed on
the GaAs inversion C-V. Due to small electron effective mass in GaAs, as EOT scales
down continuously, the quantum capacitance becomes comparable to Cox and is detri-
mental to the device performance.
6.1 Motivation of using ITO gate
Photo illumination is recommended to increase the minority carrier concentration,
so that one can study the inversion C-V characteristic [42]. Although full inversion
could be observed at the Al2O3/In0.2Ga0.8As structure with increasing light intensity
[41], in the case of Al2O3/GaAs, the inversion layer is still difficult to form even when
illuminated by the same intensity of light used for In0.2Ga0.8As. This is because that
by using the conventional metal gate (usually is Ni/Au or Ti/Au) on GaAs, the gate is
not transparent to the light. When photo is illuminated on the devices, only the edge
and a small area within a certain diffusion length could be affected. The big central
area still stays in dark. If any material that can provide both electric conductivity and
optical transparency at the same time would be good for photo illumination study
on GaAs MOS. ITO is just a such kind of material.
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ITO, or tin-doped indium oxide, is a mixture of indium oxide (In2O3) and tin ox-
ide (SnO2), typically 90% In2O3, 10% SnO2 by weight. It is transparent and colorless
in thin layers. The main feature of this material is the combination of electrical con-
ductivity and optical transparency, so that it can be used as a transparent conductive
gate electrode for our GaAs MOS capacitors. When light is on, the whole device gate
area is able to be illuminated by photo, rather than only a small edge area can be
affected.
6.2 Experiments
MOS capacitors were fabricated on 2-inch p -GaAs substrates. After NH4OH
based surface pretreatment, 4 to 20 nm ALD Al2O3 was deposited at 300
◦C using an
ASM F-120 ALD module. Post deposition annealing was then conducted at 600 ◦C by
rapid thermal annealing in N2 ambient for 30 sec. After that, ITO was evaporated by
electron beam evaporator as the gate electrodes using a shadow mask to avoid extra
leakage current introduced by process steps with photoresist. Electrical contact to the
GaAs substrates was made via an electron-beam evaporated Au backgate. The high
frequency capacitance was measured using an HP4284A precision LCR meter with
frequencies varying from 1 kHz to 1MHz, and quasi-static capacitance was measured
by Keithley595 Quasi-static CV meter in this work.
6.3 C-V results with ITO gate
6.3.1 High-frequency C-V
C-V loops of an ITO gate MOS device is shown in Figure 6.1. This device has
a dielectric layer of 4 nm Al2O3 on p -type GaAs substrate. As a comparison, result
with conventional Ni/Au metal gate is also shown here (Figure 6.2 [42]). Both Figures
show high frequency C-V characteristic in dark. However, as light was illuminated
on the device, electron inversion side of the device with ITO gate started to lift
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4nm ALD Al2O3 
on p-GaAs substrate
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Fig. 6.1. C-V loops on p -type GaAs MOS with ITO gate. Strong
inversion can be observed under light illumination.
Fig. 6.2. C-V loops on p -type GaAs MOS with conventional Ni/Au
metal gate. No inversion C-V observed under light illumination. (Af-
ter Xuan et al. [42])
up. Strong inversion can be clearly observed as light was fully opened as shown in
Figure 6.1. On the contrary, no inversion C-V can be observed at all on samples
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with conventional metal gate (Figure 6.2), since most of light was blocked by the
opaque metal gate. Although the C-V loop in dark has about 200mV hysteresis,
the inversion C-V curves with ITO gate under photo illumination shows negligible
small hysteresis. This is attributed to the electron-hole pairs that generated by photo
illumination. These injected carriers fill into the interface trap during gate bias being
swept back and forth. Meanwhile, the carrier response time becomes short under
photo illumination due to large amount of carrier density , therefore the carriers
are much easier to catch up with the relatively high frequency ac signals, showing
inversion C-V characteristics.
















8nm Al2O3 on 
n-GaAs substrate
Gate: ITO ~ 90nm
PDA: 600oC





Fig. 6.3. C-V loops on n -type GaAs MOS with ITO gate. Strong
inversion can be observed under light illumination.
Same measurement was done on n -type GaAs MOS devices. The result shows
similar characteristics on n -type substrates that strong inversion C-V loops were
easily observed under photo illumination, as shown in Figure 6.3. However, if compare
the inversion C-V characteristics on p -type substrate with that on n -type substrate,
the inversion height is different. In other words, the hole accumulation on p -GaAs
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or hole inversion on n-GaAs always has higher capacitance value than the electron
inversion on p -GaAs or electron accumulation on n -GaAs.
6.3.2 Quasi-static C-V






















Quasi Static CV 
with different delay
measured in dark
Fig. 6.4. Quasi-static C-V results on p -type GaAs substrate with
different delay time. (tox = 8nm)
To further study the inversion C-V characteristics in equilibrium situations, quasi-
static C-V was measured in dark. Figure 6.4 shows the result from a p -type GaAs
sample with different measurement delay intervals. The delay interval refers to the
time period that the measurement setup wait at each voltage step before catching
the capacitance value. Longer delay interval implies that the system is more close
to the equilibrium situation. From the result, curve with 0.1 sec delay and 0.15 sec
delay shows obvious difference at the inversion side, while the difference between the
curves with 0.4 sec delay and 1 sec delay is negligibly small.
Although using 0.1 sec delay in dark, the quasi-static C-V curve didn’t show strong
inversion, the same measurement under light illumination shows stronger inversion
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Fig. 6.5. Quasi-static C-V results on p -type GaAs substrate measured
in dark and with light. (tox = 8nm)
C-V characteristic. Figure 6.5 compares the quasi-static results in dark and with light
illumination measured with 0.1 sec delay interval. The figure also shows that with
increasing the light intensity, the transition from accumulation to inversion becomes
less deep.
Assuming the interface quality of Al2O3/GaAs is similar with or without light,
the light-induced minority carrier concentration and its response time for thermal
generation-recombination plays more important roles on inversion than the interface
trap density. However, the inversion feature in C-V measurement is still not a very
clear conclusive evidence of Fermi-level unpinning. A good exercise is to integrate low-
frequency capacitance and obtain the ψs -V relationship, a method first developed by
Berglund in 1966 [92]. According to Berglund equation, the charge in surface potential








The surface potential change on GaAs of Figure 6.1 can be calculated using Berglund
equation. The integrated value is as large as 1.1 eV, which is comparable to the GaAs
bandgap itself. This is convincing experimental evidence that the Fermi level at ALD
Al2O3/GaAs interface is not pinned.
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(a) p -type GaAs substrate









16nm Al2O3 on 
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(b) n -type GaAs substrate
Fig. 6.6. Quasi-static C-V characteristics on p - and n -type GaAs
substrate with or without light. (tox = 16nm)
Figure 6.6 shows the quasi-static CV on n - and p -type substrate respectively,
with 16 nm Al2O3 as dielectric. From all the inversion C-V characteristics presented,
one can find that, on p -type GaAs, hole accumulation side has higher capacitance
value than electron inversion side, while on n -type GaAs is the opposite that hole
inversion side capacitance is higher than that of electron accumulation. In other
words, the capacitance value is carrier type dependent. p -type channel shows higher
capacitance value than n -type channel. This phenomenon could be attributed to
quantum capacitance effect.
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6.4 Quantum capacitance effect on GaAs
In a standard MOS capacitor, similar to a planar MOSFET, there are two main
capacitances. One is across the gate insulator, which is the oxide capacitance Cox;
the other is between the insulator/semiconductor interface to the bulk, which is the
semiconductor capacitance Cs. The oxide capacitance and the semiconductor capaci-
















where Qs is the charge in the semiconductor. Typically, at accumulation or strong
inversion, the semiconductor capacitance is much greater than Cox, so that CG =
Cox. However, due to the quantum capacitance, this is not always the case. Quantum





when only one subband is considered [93]. The semiconductor capacitance is always
less than the quantum capacitance since the sub-band energy levels shift as the gate
voltage is varied. Quantum capacitance is an artifact of the quantum mechanical






When the semiconductor capacitance is comparable to Cox, it is detrimental to the
device performance because the gate capacitance decreases and charge would be more
difficult to be induced into channel. This will happen if the quantum capacitance
is small, or in other words, if the density of states is small, so that the quantum
capacitance would have significant effect on the gate capacitance.
69
Electron in GaAs has a light effective mass (∼ 0.067), which is only about 1/15
of that of silicon (∼ 0.98). According to equation 6.5, the quantum capacitance of
electrons is calculated to be about 49 fF/µm2 in GaAs, while the quantum capacitance
of holes is calculated to be 330 fF/µm2, if using the heavy hole effective mass of
GaAs. The semiconductor capacitance should be even smaller than these numbers.
This explains why the measured CG has a smaller value at electron accumulation
(inversion) side than the value obtained from the hole inversion (accumulation) side.














where Cacc is the semiconductor capacitance at hole accumulation and Cit,acc is the
capacitance induced by interface trap under accumulation. Similarly the measured













where Cinv is the semiconductor capacitance at electron inversion, and Cit,inv is the
interface capacitance under inversion. For a quasi-static C-V measurement, we may
assume that Cit,inv and Cit,acc are the same since they are referred to the same inter-
facial layer and Cit should be similar under accumulation and inversion. Therefore,
the difference between measured Cm,acc and Cm,inv is mainly due to the difference
between electron and hole semiconductor capacitance.
Figure 6.7 summarizes measured Cm,acc and Cm,inv on p -type GaAs substrate with
four different dielectric thickness. The figure plots 1/C versus tox. Assuming that
the ideal dielectric constant of Al2O3 is 9, the solid line shows the ideal 1/Cox curve,
which can be extrapolated to be zero as tox → 0, since at that point, Cox →∞. The






























Quasi static C-V result




Fig. 6.7. Measured quasi-static capacitance at accumulation and in-
version bias regions as different dielectric thickness on p -type GaAs
substrate.











Under the assumption that 1/Cit,acc = 1/Cit,inv, the difference between 1/Cm0,acc and
1/Cm0,inv implies the difference of hole and electron induced semiconductor capaci-
tance.
From the experimental result show in Figure 6.7, 1/Cm0,inv − 1/Cm0,acc is about
15m2/F, which is close to theoretically calculated 1/CQ,elec − 1/CQ,hole (∼ 17.4, ac-
cording to equation 6.5). This is the evidence that the low density of states of GaAs
degrades the gate capacitance in term of quantum capacitance effect. The quantum
capacitance effect will become critical when EOT gets smaller. Further calculation
shows that 0.7 nm EOT could be a limit for GaAs MOSFET scaling, since when EOT
goes smaller than 0.7 nm, the electron quantum capacitance would be even smaller
71
than the gate capacitance. If that happens, the scaling of gate stack would be futile,
not accounting other effects such as interface traps.
6.5 Summary
In this Chapter, a transparent conductive material, indium tin oxide, has been
used as gate of GaAs MOS devices to allow light illumination on the whole gate
area. In this way, strong inversion can be observed at relatively high frequencies un-
der light illumination due to light induced generation-recombination carriers under
the channel. Quantum capacitance effect has been studied by quasi-static C-V. The
measured capacitance difference between hole accumulation (inversion) and electron
inversion (accumulation) can be explained by quantum capacitance effect. Due to
the low density of states in GaAs, the electron effective mass is small, which leads to
small quantum capacitance, and so as semiconductor capacitance. The semiconduc-
tor capacitance is connected with gate capacitance in serial and detrimental to gate
capacitance if they are comparable. Special attention to quantum capacitance will
be needed when EOT is scaled below 0.7 nm.
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7. CONCLUSIONS
With room temperature bulk electron mobilities span from about 7,000 cm2/V·s
for GaAs to about 70,000 cm2/V·s for InSb, III-V compound semiconductors are
promising channel material that will be able to substitute Si to achieve higher elec-
tron velocity and driven current. However, a future III-V CMOS logic technology still
faces challenges. One of the most important issues is to find a low-defect, thermal-
dynamically stable gate dielectric on these III-V substrate. ALD technique offers a
great opportunity for integrating high-κ dielectrics on III-V materials with small in-
terface trap density as well as good quality dielectrics layers. This work studied ALD
grown Al2O3, HfO2 and Al2O3/HfO2 laminate on GaAs and other III-V materials.
The main results of this work are as follows:
 Surface pre-treatments play an important role on ALD grown high-κ on III-V.
Hydrophilic surface is favorable for ALD process, so that NH4OH or (NH4)2S
based surface pre-treatments show better results in terms of smaller leakage
current and better C-V performance.
 Experiments with different sulfur passivation conditions were carried out. Sam-
ples treated at 70 ◦C for 15minutes shows the best C-V characteristics.
 Post deposition annealing (PDA) can be used to improve the oxide quality and
fix the interface traps. However, PDA temperature depends on both dielectric
and substrate materials. HfO2 is easy to get crystalized and can not sustain
very high PDA temperature; Indium-rich materials also show bad results after
high temperature annealing.
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 Leakage current and breakdown electric-field was studied on ALD Al2O3 with
different thickness. Enhancement of EBR was observed on thin Al2O3 films with
thickness ≤ 4 nm.
 Using Al2O3/HfO2 laminate structure as gate dielectric can achieve high dielec-
tric constant as well as high electric strength. Inversion C-V was observed at
elevated temperatures. The hysteresis is determined mainly from the charges
in the bulk oxide induced by HfO2 instead of those at dielectric-GaAs interface.
 Higher indium composition in InGaAs results in less frequency dispersion, smaller
hysteresis and higher accumulation capacitance value. Inversion C-V can be
easily observed on InGaAs samples with indium composition ≥ 50% at room
temperature in dark.
 InSb MOS devices were studied at both room temperature and low temperature.
Due to its high intrinsic carrier density, only low frequency C-V characteristic
can be observed at room temperature, even at frequency of 25MHz. High
frequency C-V features was shown by cooling down the temperature to 80K.
 A transparent conductive material−ITO, was used as contact gate on GaAs
MOS device. Inversion C-V can be observed at room temperature with light
illumination even at 1 kHz. This is attributed to the large number of electron-
hole pairs that generated by photo illumination.
 Quantum capacitance effect was observed on GaAs MOS devices. Due to the
low density of state of GaAs, quantum capacitance is detrimental to the gate
stack, showing smaller gate capacitance. Further calculation indicates that this
effect will be significant when EOT goes less than 0.7 nm.
Future works including GaAs MOSFETs using ITO gate and measuring drain
current at higher temperature on GaAs MOSFETs are suggested. It looks like the
indium-rich InGaAs is the most promising channel material at this moment. we are
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hoping this long-standing III-VMOSFETs conception could become a real commercial
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